Vardaan Institute - Physics Worksheet (Level 2)

Topic 14.1: Energy Bands: Classification of Solids

The energy gap of Silicon is $1.14 \text{ eV}$ and Germanium is $0.72 \text{ eV}$. Calculate the maximum wavelength of radiation that can successfully generate an electron-hole pair in Germanium but NOT in Silicon. ($hc = 1240 \text{ eV}\cdot\text{nm}$)

An intrinsic semiconductor has an energy gap $E_g = 1.2 \text{ eV}$. Its hole mobility is considerably much smaller than its electron mobility. Does this physical fact imply that it conducts predominantly via electrons? Explain.

Carbon (Diamond), Silicon, and Germanium have identically structured crystal lattices. Explain precisely why the forbidden energy gap $E_g$ drastically decreases from Carbon to Germanium.

A semiconductor possesses electron mobility $\mu_e = 0.38 \text{ m}^2\text{V}^{-1}\text{s}^{-1}$ and hole mobility $\mu_h = 0.18 \text{ m}^2\text{V}^{-1}\text{s}^{-1}$. At room temperature, its intrinsic carrier concentration is $1.5 \times 10^{16} \text{ m}^{-3}$. Calculate its electrical resistivity $\rho$.

AI Image Prompt: A clean, mathematically correct landscape diagram comparing the Energy Band structures at Absolute Zero (T=0K) versus Room Temperature (T>0K) for an Intrinsic Semiconductor. Show electrons in the CB and holes in the VB at T>0K, with the Fermi level marked exactly in the middle. The background of the whole image should be fully white.

Filename: Level2_Q5_Intrinsic_Bands_Temperature.png

Using the Boltzmann approximation $n_i \propto e^{-E_g/2k_BT}$, determine the mathematical ratio of intrinsic carrier concentration at $600 \text{ K}$ to that at $300 \text{ K}$ for a semiconductor with $E_g = 1.0 \text{ eV}$. ($k_B = 8.62 \times 10^{-5} \text{ eV/K}$)

Describe how applying extreme hydrostatic pressure to a semiconductor crystal physically alters its interatomic spacing and consequently affects its forbidden energy gap.

A photodiode is fabricated from a semiconductor with a bandgap of $2.5 \text{ eV}$. Can it detect a signal of wavelength $600 \text{ nm}$? Support your answer with a calculation.

A block of pure Silicon has a volume of $1 \text{ cm}^3$. If $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$, find the absolute total number of charge carriers (both electrons and holes) available for conduction at room temperature.

10.

Explain conceptually how the Pauli Exclusion Principle governs the formation of continuous "energy bands" from discrete atomic energy levels when individual atoms are brought close together in a crystal lattice.

11.

A semiconductor sample carries a current $I$. If the number density of electrons is $n_e$ and holes is $n_h$, prove that the ratio of electron current to hole current is $\frac{I_e}{I_h} = \frac{n_e \mu_e}{n_h \mu_h}$.

12.

In an intrinsic semiconductor, does the Fermi level shift its position if the temperature is significantly raised? Justify your answer.

13.

Why is the temperature coefficient of resistivity negative for semiconductors but strictly positive for standard metals?

14.

Calculate the total electric current density $J$ in an intrinsic Silicon crystal if an electric field of $100 \text{ V/m}$ is applied. ($n_i = 1.5 \times 10^{16} \text{ m}^{-3}$, $\mu_e = 0.135 \text{ m}^2/\text{Vs}$, $\mu_h = 0.048 \text{ m}^2/\text{Vs}$)

15.

If a semiconductor material is completely transparent to a laser of wavelength $800 \text{ nm}$, what is the strict mathematical minimum bound on its energy gap $E_g$?

Topic 14.2: Types of Semiconductors (Intrinsic/Extrinsic)

16.

A pure Si crystal at $300\text{ K}$ has $n_i = 1.5 \times 10^{16} \text{ m}^{-3}$. It is doped with Phosphorus to a concentration of $5 \times 10^{20} \text{ atoms/m}^3$. Calculate the new hole concentration $n_h$. Is the crystal n-type or p-type?

17.

In the doped semiconductor of Question 16, what is the exact ratio of the number of electrons to the number of holes?

18.

AI Image Prompt: A clean, mathematically correct landscape graph plotting the natural logarithm of charge carrier concentration (ln n) versus inverse temperature (1/T) for an Extrinsic Semiconductor. Show the three distinct regions: Freeze-out (low T), Extrinsic/Saturation (mid T, flat horizontal line), and Intrinsic (high T, steep slope). The background of the whole image should be fully white.

Filename: Level2_Q18_Extrinsic_Carrier_Temperature.png

19.

Suppose a pure semiconductor is simultaneously doped with $N_D = 10^{16} \text{ cm}^{-3}$ (Donors) and $N_A = 5 \times 10^{15} \text{ cm}^{-3}$ (Acceptors). What will be the net majority carrier type and its approximate concentration at room temperature?

20.

Why is the mobility of majority carriers in a heavily doped extrinsic semiconductor slightly lower than the mobility of the same carriers in an intrinsic semiconductor of the same material?

21.

Determine the electrical conductivity of an n-type Silicon specimen doped with $10^{15} \text{ Phosphorus atoms/cm}^3$. Given $\mu_e = 1350 \text{ cm}^2/\text{Vs}$, $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$. (Neglect minority carrier contribution).

22.

Explain conceptually why the Fermi energy level shifts towards the conduction band in an n-type semiconductor and towards the valence band in a p-type semiconductor.

23.

A specimen of p-type Silicon has a resistivity of $10 \ \Omega\cdot\text{cm}$. If the hole mobility is $500 \text{ cm}^2/\text{Vs}$, calculate the density of the acceptor impurity atoms added.

24.

When an extrinsic semiconductor is heated to a sufficiently high temperature, it loses its extrinsic properties and behaves intrinsically. Explain this phenomenon using the concept of thermal generation versus dopant concentration.

25.

What is the "Ionization Energy" of a donor atom in an n-type semiconductor? How does it compare numerically to the bandgap energy $E_g$?

26.

Two semiconductor samples, A and B, are made of Si and Ge respectively, and both are doped with equal concentrations of Arsenic. Which sample will exhibit higher conductivity at room temperature and why?

27.

Using the equation of charge neutrality ($n_e + N_A^- = n_h + N_D^+$), prove that in an n-type semiconductor where $N_D \gg n_i$ and $N_A = 0$, the electron concentration $n_e \approx N_D$.

28.

An intrinsic semiconductor with $n_i = 10^{10} \text{ cm}^{-3}$ is doped with Boron to a concentration of $10^{17} \text{ cm}^{-3}$. Calculate the exact minority carrier concentration.

29.

Can the addition of a trivalent impurity to an n-type semiconductor completely convert it into a p-type semiconductor? Explain the mechanism of "compensation doping".

30.

A block of semiconductor has a hole concentration exactly 10,000 times larger than its electron concentration. If the intrinsic concentration is $10^{13} \text{ m}^{-3}$, calculate the number of holes per cubic meter.

Topic 14.3: p-n Junction Formation & Barrier Potential

31.

A p-n junction diode has a depletion layer width of $1 \text{ \mu m}$ and an internal built-in electric field of $5 \times 10^5 \text{ V/m}$. Calculate the barrier potential across the junction.

32.

In an open-circuited p-n junction, why is the macroscopic drift current precisely equal and opposite to the macroscopic diffusion current? Explain the dynamic equilibrium.

33.

AI Image Prompt: A clean, mathematically correct landscape diagram showing the Energy Band structure across an unbiased p-n junction. The p-side bands must be shown physically higher than the n-side bands. The Fermi level (Ef) must be a single, straight, continuous horizontal line straight across both regions. The built-in potential barrier (qV0) should be clearly marked as the vertical offset between the conduction bands. The background of the whole image should be fully white.

Filename: Level2_Q33_PN_Junction_Band_Diagram.png

34.

Explain physically why the depletion region penetrates much deeper into the lightly doped side compared to the heavily doped side in an asymmetrical p-n junction.

35.

The barrier potential of a Ge diode is $0.3 \text{ V}$ and that of an Si diode is $0.7 \text{ V}$ at room temperature. What fundamental property of the atoms dictates this difference?

36.

A Silicon p-n junction has $N_A = 10^{16} \text{ cm}^{-3}$ on the p-side and $N_D = 10^{15} \text{ cm}^{-3}$ on the n-side. If the total depletion width is $W$, which fraction of $W$ lies in the p-side and which fraction lies in the n-side?

37.

What is the "Contact Potential" in a p-n junction? Can this potential deliver steady current to an external purely resistive load if connected directly? Justify.

38.

How does the magnitude of the barrier potential $V_0$ mathematically change when the temperature of the p-n junction is increased? Explain the physical reason involving minority carriers.

39.

An electron from the n-side tries to cross into the p-side of an unbiased junction. If its kinetic energy is $0.5 \text{ eV}$ and the barrier potential is $0.7 \text{ V}$, will it successfully cross? Why?

40.

Describe the conceptual origin of "Junction Capacitance" (Transition Capacitance) in a reverse-biased p-n junction. How does it vary with the applied reverse voltage?

41.

In a highly doped p-n junction (both sides $N_A, N_D$ very large), the depletion layer becomes exceptionally thin. How does this structural change lead to the physical phenomenon of Zener Breakdown?

42.

Write down the formula relating the built-in potential $V_0$, thermal voltage $V_T = kT/e$, intrinsic concentration $n_i$, and doping concentrations $N_A, N_D$.

43.

If the built-in potential of a Si p-n junction is $0.75 \text{ V}$ at $300\text{ K}$, what will roughly be its value at $400\text{ K}$? (Assume a standard temperature coefficient of $-2 \text{ mV/K}$).

44.

Why are the fixed positive and negative ions in the depletion region entirely unable to contribute to electrical conduction, even when an external voltage is applied?

45.

If a photon of energy $E > E_g$ is absorbed precisely within the depletion region of a p-n junction, what happens to the generated electron-hole pair? (Basis of solar cells).

Topic 14.4: Diode Applications (Biasing & Rectifiers)

46.

A practical Silicon diode ($V_k = 0.7 \text{ V}$) is connected in series with a $1 \text{ k}\Omega$ resistor and a $5 \text{ V}$ DC battery. Calculate the exact power dissipated in the resistor and the power dissipated in the diode.

47.

AI Image Prompt: A clean, mathematically correct landscape circuit diagram containing two parallel branches connected to a 10V DC source and a common 2k Ohm series resistor. Branch 1 has Diode D1 (Silicon, forward biased) and Branch 2 has Diode D2 (Silicon, reverse biased). The background of the whole image should be fully white.

Filename: Level2_Q47_Parallel_Diodes_Circuit.png

In the provided circuit, assuming ideal Silicon diodes with a $0.7\text{V}$ drop, calculate the total current drawn from the $10\text{V}$ battery.

48.

A p-n junction diode has a V-I characteristic given by $I = I_0 (e^{eV/kT} - 1)$. Derive the exact mathematical expression for its dynamic AC resistance $r_d$ at a forward current $I \gg I_0$.

49.

Calculate the percentage Ripple Factor for a standard Half-Wave Rectifier and a standard Full-Wave Rectifier. Why is the FWR significantly superior for DC power supplies?

50.

An AC supply of $V_{rms} = 220 \text{ V}$ is connected to a step-down transformer of turns ratio 10:1. The secondary is connected to a Center-Tapped Full-Wave Rectifier. Calculate the peak DC output voltage and the required PIV of the diodes.

51.

AI Image Prompt: A clean, mathematically correct landscape circuit diagram of a Bridge Rectifier using 4 diodes (D1, D2, D3, D4) connected to an AC source. Show the load resistor Rl across the bridge. Draw arrows showing the path of current during the positive half-cycle. The background of the whole image should be fully white.

Filename: Level2_Q51_Bridge_Rectifier_Circuit.png

52.

What is the specific advantage of a Bridge Full-Wave Rectifier over a Center-Tapped Full-Wave Rectifier in terms of transformer utilization and diode PIV ratings?

53.

A Zener diode has a breakdown voltage $V_Z = 6.0 \text{ V}$ and is used in a simple voltage regulator circuit with a series resistance $R_S = 100 \ \Omega$. If the unregulated input voltage varies from $10 \text{ V}$ to $15 \text{ V}$, calculate the maximum and minimum Zener current $I_Z$. (Assume load is disconnected).

54.

Explain physically the difference between Avalanche Breakdown and Zener Breakdown in terms of doping profiles and carrier multiplication.

55.

A Half-Wave Rectifier circuit has a load resistance of $2000 \ \Omega$. If the internal resistance of the diode in forward bias is $10 \ \Omega$ and the AC input is $v = 200 \sin(314t)$, calculate the average (DC) load current.

56.

Why does the reverse saturation current of a Germanium diode double for approximately every $10^\circ\text{C}$ rise in temperature?

57.

A full-wave rectifier output is filtered by a parallel capacitor $C$. Derive or state the approximate formula for the ripple voltage ($\Delta V$) in terms of load current $I_{DC}$, frequency $f$, and capacitance $C$.

58.

In an optoelectronic circuit, how does a Light Emitting Diode (LED) fundamentally differ from a Photodiode in terms of operating bias (Forward vs Reverse) and energy conversion?

59.

Determine the theoretical maximum rectification efficiency ($\eta$) of a Full-Wave Rectifier. Show the basic steps defining DC power out over AC power in.

60.

What happens to the V-I characteristic curve of a heavily doped Zener diode if the ambient temperature is significantly decreased? (Focus on the Zener breakdown voltage coefficient).

Topic 14.5: Logic Gates (Mains Focus)

61.

Write the Boolean expression for an Exclusive-OR (XOR) gate. Construct its complete truth table and design the gate using basic AND, OR, and NOT gates.

62.

Simplify the complex Boolean expression: $Y = A\overline{B}C + A\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C}$.

63.

AI Image Prompt: A clean, mathematically correct landscape circuit diagram of a logic gate network. Input A and Input B go into a NAND gate. The output of this NAND gate and Input C go into an OR gate. The final output is Y. The background of the whole image should be fully white.

Filename: Level2_Q63_3Input_Logic_Circuit.png

Determine the Boolean expression for the output $Y$ in the given logic circuit and evaluate it for $A=1, B=1, C=0$.

64.

Prove mathematically using De Morgan's laws that a NOR gate with both of its inputs inverted (NOT gates before the NOR) is logically equivalent to a basic AND gate.

65.

Design a basic Half-Adder circuit. Write its Truth Table (Inputs A, B; Outputs Sum, Carry) and identify the specific logic gates required for the Sum and Carry outputs.

66.

Show exactly how to construct a standard OR gate using strictly ONLY NAND gates. Draw the equivalent logic circuit and prove it using Boolean algebra.

67.

Evaluate the logic function of a circuit consisting of a 2-input AND gate followed by a 2-input EX-OR gate where the second input of the EX-OR is permanently tied to Logic 1.

68.

AI Image Prompt: A clean, mathematically correct landscape timing diagram showing waveforms for Inputs A, B and Output Y. A: 0, 0, 1, 1. B: 0, 1, 0, 1. Y: 1, 0, 0, 1. (This corresponds to an XNOR gate). The background of the whole image should be fully white.

Filename: Level2_Q68_Timing_Diagram_XNOR.png

Analyze the given timing diagram. Deduce the complete truth table and identify the specific logic gate representing output $Y$.

69.

Simplify the Boolean algebraic expression: $Y = (A + B)(\overline{A} + C)(B + C)$.

70.

What is a Universal Gate? Mathematically demonstrate how a NOR gate can be configured to act purely as a NOT gate.

71.

Write the Canonical Sum of Products (SOP) expression for a truth table that outputs a $1$ ONLY when inputs $(A,B,C)$ are $(0,1,0)$, $(1,0,1)$, and $(1,1,1)$.

72.

Determine the equivalent logic gate for the Boolean expression $Y = \overline{\overline{A} + \overline{B}}$.

73.

In positive logic, High Voltage $= 1$ and Low Voltage $= 0$. If a system is suddenly converted to Negative Logic (High $= 0$, Low $= 1$), prove that a physical AND gate circuit will mathematically behave as an OR gate.

74.

Find the exact Boolean output of a logic circuit described by $Y = A \oplus A$. Does this output ever change depending on the state of $A$?

75.

A digital lock requires 3 binary inputs (A, B, C). It opens (Y=1) only when the majority of the inputs are 1. Write the simplified Boolean expression for this specific lock mechanism.

Vardaan Learning Institute